A Low-Power Area-Efficient Dynamic Circuit Using Conditionally Charging Pattern with Embedded Latching Capability

High speed and small area are the main advantages of the dynamic logic for digital circuits. Power consumption of this logic family is the main drawback. In this paper a newmethod for reducing the power consumption of dynamic circuits is presented. The proposed technique is especially suitable forlarge fan-in gates where the dynamic node discharges very frequently. These kinds of gates are widely used in high performance applications like microprocessors. The proposed method is used in an 8-input NOR gate and an 8-input OR gate. The power-delay product of these gates is reduced by 46.7% and35.15%, respectively in the 90nm CMOS technology, compared to their conventional dynamic counterparts. Meanwhile, weshow that an inherent data latching capability exists in the proposed circuit that can result in reduced silicon area in pipelined structures.

Keywords:

Dynamic logic , power reduction , data-latching , pipelined architecture , wide fan-in gate