Impact of Gate Metals Work Funaction on Performance of Four Metal Cylindrical Gate All Around Silicon Nanowire MOSFETs (Threshold Voltage, DIBL,…)

Publish Year: 1395
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,121

This Paper With 17 Page And PDF and WORD Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

ICELE01_266

تاریخ نمایه سازی: 21 شهریور 1395

Abstract:

In this paper, the design and simulation of a silicon nanowire transistors, gate all around, cylindrical MOSFETs with four metals gate is presented .The MOS transistors, which are main part of LSI system, must be miniaturized to obtain better performance and bring down costs.And the gate dielectric, which separates the gate electrode from carrier passage, must also be thinner following the scaling law. Shrinking device dimensions leads to a reduction in the thickness of the gate dielectric (sio2) to less than 1nm in, which is already causing problems in the miniaturization MOSFETs, such as short channel effects and leakage current will be. In order to fix this problems, the gate dielectric with k higher and thicker, and four metal with different work functions, the gate is used .In this structure, the gate electrode consists of four materials M1, M2, M3 and M4 of different workfunctions deposited over respective lengths L1, L2, L3 and L4 on the gate oxide layers. The gate materials are chosen in such a way that ,the gate material at the source end is with the highest work function called the control gate and the material at the drain end is with the lowest work function. In this study,simulator Atlas Silvaco device Simulator is used for simulation. In this study, the transistor is Junctionless. In this paper, the influence of the gate metals work funaction on the threshold voltage, DIBL, Ion, Ioff and Id-Vd been investigated. By increasing the metal of M1 work funaction, DIBL, Ioff and Ion reduction, threshold voltage increases.

Authors

Akram nasrabadi

Khorasan Razavi,Neyshabur, Science and Research Branch, Islamic Azad University , Department of Electrical Engineering, Neyshabur, Iran

mohammad javadian sarraf

Islamic Azad University, Mashhad Branch, Department of Electrical Engineering, Mashhad, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • Miyuki Kouda, Master thesis (2009) , ":AGuideline forMaterial Design of ...
  • ITRS, New York, The International Technology Roadmap for S emiconductors, ...
  • Chen M-L, Lin W-K, Chen S-F, ":A new two -dimensional ...
  • Linin. Zhang, Chenyue Ma, Jin He, Xinnan Lin, Mansun Chan, ...
  • Lee C-W, Ferain I, Afzalian A, Yan R, Akhavan ND, ...
  • M.A. Abdi, F. Djeffal, Z. Dibi, D. Arar, _ two ...
  • Dheeraj Sharma, Santhosh Kumar Vishvakarma, "Analytical modeling for 3D potential ...
  • Santosh Kumar Gupta, Achinta Baidya and S. Baishya , :Simulation ...
  • Prashant Dixi. 2Mohini Preetam Singh and 3Vivek Gupta , _ ...
  • Pujarini Ghosh, Subhasis Haldar, R. S. Gupta, and Mridula Gupta, ...
  • Arora N. (2012) , _ MOSFET models for VLSI circuit ...
  • Rasmus Wulff.(2013). Numerical Modeling of Nanowire Transistors, . ...
  • P. S uveethaDhanas elvam a, c, n, N.B .Balamurugan a, ...
  • Jin X-S, Liu X, Hyuck-In K, Jong-Ho L.(2013). A continuous ...
  • Cong Li , Yiqi Zhuang , Ru Han , Gang ...
  • H. Cheng, S. Uno, and K. Nakazato, (20 14).Analytical compact ...
  • B Jena, K P Pradhan, S Dash, G P Mishra, ...
  • K.P. Pradhan M.R. Kumar, S.K. Mohapatra, P.K. Sahu.(2015). Analytical modeling ...
  • نمایش کامل مراجع