Reference spur suppression in the Integer-N frequency synthesizers by reducing periodic ripples amplitude on the VCO control voltage

To achieve a low reference spur for an Integer-N frequency synthesizer, a new spur reducing technique was proposed. To reduce the size of periodic ripples on the VCO control voltage, the low pass filter, and the charge pump were added with a spur reduction system.  By lowering the amplitude of the periodic ripple on the VCO control voltage, we managed to lower the reference spur. The introduced technique removes the necessity to decrease bandwidth and CVO gain reference spur suppressing. To demonstrate the effectiveness of the proposed structure, a ۲.۰۶ – ۲.۲۲ GHz frequency synthesizer was used and the ۱۸۰-nm CMOS technology was used for post-layout simulation. The proposed frequency synthesizer represents the reference spur of -۸۵.۸۴ dBc at ۲۰ MHz offset and phase noise of -۱۰۸dBc/Hz at ۲۰۰ kHz offset frequency also it is locked after ۲.۸us while occupied ۰.۳۵ mm۲ of the chip area.

Keywords:

Spur suppression , reference spur , voltage controlled oscillator (VCO) , and integer-N frequency synthesizer