Design of a low power high speed ۴-۲ compressor using CNTFET ۳۲nm technology for parallel multipliers
Publish place: International Journal of Nano Dimension، Vol: 10، Issue: 1
Publish Year: 1398
نوع سند: مقاله ژورنالی
زبان: English
View: 77
This Paper With 11 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_IJND-10-1_010
تاریخ نمایه سازی: 17 خرداد 1401
Abstract:
In this article a low power and low latency ۴-۲ compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller active area in the final realized circuit. Comparison with previous works depicts that the proposed structure has the lowest number of transistor among them. The proposed design has been designed and simulated in Carbon Nanotube Field-Effect Transistor (CNTFET) technology having ۳۲nm channel dimension. The comparison with the best reported recent designs demonstrates the superiority of the proposed work; these reported designs in literature were simulated here in the same settings and process to perform a fair comparison. In addition, the Complementary Metal-Oxide-Semiconductor (CMOS) ۳۲nm standard process has also been employed to realize the proposed circuit and to do the comparison between CMOS and CNTFET technologies which illustrates the advantage of CNTFET over standard CMOS processes. The transistor level delay for the critical path of the proposed design is equal to ۴ transistors which is equal to the best reported work in the literature; however in the proposed work here the total number of transistors is reduced to ۵۸ which according to the authors knowledge is the lowest numb reported for a ۴-۲ compressor block in the papers.
Keywords:
Authors
Ali Rahnamaei
Department of Electrical Engineering, Rasht Branch, Islamic Azad University, Rasht, Iran.
Gholamreza Zare Fatin
Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil ۵۶۱۹۹-۱۱۳۶۷, Iran.
Abdollah Eskandarian
Department of Electrical Engineering, Rasht Branch, Islamic Azad University, Rasht, Iran.
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :