An Adaptive Routing Algorithm for Wireless Network on Chips

Publish Year: 1401
نوع سند: مقاله ژورنالی
زبان: English
View: 94

This Paper With 10 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_JECEI-10-2_020

تاریخ نمایه سازی: 20 تیر 1401

Abstract:

kground and Objectives: Wireless Network on Chip (WNoC) is one of the promising interconnection architectures for future many-core processors. Besides the architectures and topologies of these WNoCs, designing an efficient routing algorithm that uses the provided frequency band to achieve better network latency is one of the challenges.Methods: Using wireless connections reduces the number of hops for sending data in a network, which can lead to lower latency for data delivery and higher throughput in WNoCs. On the other hand, since using wireless links reduces the number of hops for data transfer; this can result in congestion around the wireless nodes. The congestion may result in more delay in data transfer which reduces the network throughput of WNoCs. Although there are some good routing algorithms that balance traffic using wired and wireless connections for synthetic traffic patterns, they cannot deal with dynamic traffic patterns that existed in real-world applications. In this paper, we propose a new routing algorithm that uses the wireless connections as much as possible, and in the case of congestion, it uses the wired connection instead.Results: We investigated the proposed method using eight applications from the Parsec benchmark suite. Simulation results show that the proposed method can achieve up to ۱۳.۹% higher network throughput with a power consumption reduction up to ۱.۴%.Conclusion: In this paper, we proposed an adaptive routing algorithm that uses wireless links to deliver data over the network on chip. We investigated the proposed method on real-work applications. Simulation results show that the proposed method can achieve higher network throughput and lower power consumption.

Keywords:

Wireless Network on Chip , Routing , NoC

Authors

A. Tajary

Faculty of Computer Engineering, Shahrood University of Technology, Shahrood, Iran.

E. Tahanian

Faculty of Computer Engineering, Shahrood University of Technology, Shahrood, Iran.

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • H. Jang et al., “Developing a multicore platform utilizing open ...
  • P. Kansakar, A. Munir, “A design space exploration methodology for ...
  • Y. Liu, S. Kato, M. Edahiro, “Analysis of memory system ...
  • A. Vijaya Bhaskar, T. Venkatesh, “Performance analysis of network-on-chip in ...
  • F.N. Sibai, “A two-dimensional low-diameter scalable on-chip network for interconnecting ...
  • A. Balakrishnan, A. Naeemi, “Optimal global interconnects for networks-on-chip in ...
  • S.D. Chawade, M.A. Gaikwad, R.M. Patrikar, “Review of xy routing ...
  • B. Bahrami, M.A. Jabraeil Jamali, S. Saeidi, “A novel hierarchical ...
  • E. Tahanian, A. Tajary, M. Rezvani, M. Fateh, “Scalable thz ...
  • B. Halavar, B. Talawar, “Power and performance analysis of ۳D ...
  • Z. Liu, G. Song, Y. Zhou, Z. Zhang, F. Cheng, ...
  • D.A. Hamdi, S. Ghoniemy, Y. Dakroury, M.A. Sobh, “A scalable ...
  • K. Sharma, V.K. Sehgal, “Energy-efficient and sustainable communication in optical ...
  • A.B. Ahmed, T. Yoshinaga, A.B. Abdallah, “Scalable photonic networks-on-chip architecture ...
  • D. DiTomaso, A. Kodi, D. Matolak, S. Kaya, S. Laha, ...
  • H.K. Mondal, S.H. Gade, M.S. Shamim, S. Deb, A. Ganguly, ...
  • N. Mansoor, P.J.S. Iruthayaraj, A. Ganguly, “Design methodology for a ...
  • S. Abadal, J. Torrellas, E. Alarcón, A. Cabellos-Aparicio, “OrthoNoC: A ...
  • R.S. Narde, J. Venkataraman, A. Ganguly, I. Puchades, “Intra- and ...
  • K. Duraisamy, Y. Xue, P. Bogdan, P.P. Pande, “Multicast-aware high-performance ...
  • A. Tajary, E. Tahanian, “A routing-aware simulated annealing-based placement method ...
  • W.H. Hu, C. Wang, N. Bagherzadeh, “Design and analysis of ...
  • B. Bahrami, M.A. Jabraeil Jamali, S. Saeidi, “A hierarchical architecture ...
  • V. Catania, A. Mineo, S. Monteleone, M. Palesi, D. Patti, ...
  • N. Jiang et al., “A detailed and flexible cycle-accurate network-on-chip ...
  • C. Bienia, “Benchmarking modern multiprocessors,” PhD thesis, Princeton University, ۲۰۱۱ ...
  • F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, ...
  • F. Farahnakian, M. Ebrahimi, M. Daneshtalab, J. Plosila, P. Liljeberg, ...
  • J. Hestness, S.W. Keckler, “Netrace: Dependency-tracking traces for efficient network-on-chip ...
  • M. Devanathan, V. Ranganathan, P. Sivakumar, “Congestion-aware wireless network-on-chip for ...
  • A.I. Fasiku, B.O. Ojedayo, O.E. Oyinloye, “Effect of routing algorithm ...
  • F. Rad, M. Reshadi, A. Khademzadeh, “A novel arbitration mechanism ...
  • M.S. Shamim, N. Mansoor, R.S. Narde, V. Kothandapani, A. Ganguly, ...
  • نمایش کامل مراجع