Novel robust quantum-dot cellular automata (QCA) full adder in the one-dimensional clock

Publish Year: 1401
نوع سند: مقاله ژورنالی
زبان: English
View: 205

This Paper With 9 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_IJND-13-4_002

تاریخ نمایه سازی: 12 مهر 1401

Abstract:

Quantum-dot cellular automata technology has emerged as an alternative for complementary metal oxide semiconductor  technology in very-large-scale integration (VLSI) circuits. The basis and structure of QCA technology are different from CMOS technology, and it is necessary to redesign the existing circuits based on the characteristics of QCA technology. In this paper, first, five-input and three-input majority gates are proposed with the ability to work in the one-dimensional clock. Then a full adder based on the proposed majority gates in the one-dimensional clock was designed with ۰.۷۵ clock cycle latency. As a consequence of the location of the circuit’s inputs & outputs, this full adder can easily be converted to a multi-bit adder. This paper introduces a four-bit adder utilizing the same method, endeavoring to design the circuit compliant with the inherent features of QCA technology and prove that the proposed circuit can be constructed. For design as well as manufacturing process simplicity, a general framework for design (in one-dimensional clock) is also hereby proposed. Proposed designs are confirmed by QCADesigner, a well-known QCA layout design and verification tool, and QCADesigner-E for power analysis.

Authors

Milad Ebrahimy

Department of Electrical Engineering, Nour Branch, Islamic Azad University, Nour, Iran.

Mohammad Gholami

Department of Electrical Engineering, Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran.

Habib Adarang

Department of Electrical Engineering, Nour Branch, Islamic Azad University, Nour, Iran.

Reza Yousefi

Department of Electrical Engineering, Nour Branch, Islamic Azad University, Nour, Iran.

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • Majeed A. H., Alkaldy E., Bin Zainal M. S., Bin ...
  • Mo L., Lent C. S., (۲۰۰۵), Power dissipation in clocked ...
  • Vacca M., Vighetti D., Mascarino M., Amaru L. G., Graziano ...
  • Purkayastha T., De D., Das B., Chattapadhyay T., (۲۰۱۶), First ...
  • Cho H., Swartzlander E. E., (۲۰۰۹), Adder and multiplier design ...
  • Raj M., Gopalakrishnan L., Ko S. B., (۲۰۲۱), Design and ...
  • Seyedi S., Navimipour N. J., (۲۰۱۸), An optimized design of ...
  • Vahabi M., Lyakhov P., Bahar A. N., (۲۰۲۱), Design and ...
  • Mousavi H. A., Keshavarzian P., Molahosseini A. S., (۲۰۲۰), A ...
  • Hashemi S., Tehrani M., Navi K., (۲۰۱۲), An efficient quantum-dot ...
  • Abdullah-Al-Shafi M., Bahar A. N., (۲۰۱۸), An architecture of ۲-dimensional ...
  • Singh S., (۲۰۱۹), An optimized approach towards reversible adder / ...
  • Kalpana K., Paulchamy B., Chinnapparaj S., Mahendrakan K., Abdulhayum A., ...
  • Mandai N. K., Chakrabarty R., (۲۰۱۷), Complementary dual-output universal gate ...
  • Rani S., Sasamal T. N., (۲۰۱۸), Design of QCA circuits ...
  • Goswami M., Mondal A., Mahalat M. H., Sen B., Sikdar ...
  • Bahar A. N., Waheed S., (۲۰۱۶), Design and implementation of ...
  • Cocorullo G., Corsonello P., Frustaci F., Perri S., (۲۰۱۷), Design ...
  • Walus K., Dysart T. J., Jullien G. A., Budiman R. ...
  • Srivastava S., Asthana A., Bhanja S., Sarkar S., (۲۰۱۱), QCAPro ...
  • Torres F. S., Wille R., Niemann P., Drechsler R., (۲۰۱۸), ...
  • Kumar P., Singh S., (۲۰۱۹), Optimization of the area efficiency ...
  • Gudivada A. A., Sudha G. F., (۲۰۲۰), Design of baugh–wooley ...
  • Heikalabad S. R., Asfestani M. N., Hosseinzadeh M., (۲۰۱۸), A ...
  • Abedi D., Jaberipur G., Sangsefidi M., (۲۰۱۵), Coplanar full adder ...
  • Angizi S., Alkaldy E., Bagherzadeh N., Navi K., (۲۰۱۴), Novel ...
  • Faraji H., Mosleh M., (۲۰۱۸), A fast wallace-based parallel multiplier ...
  • Balali M., Rezai A., Balali H., Rabiei F., Emadi S., ...
  • Bhoi B. K., Misra N. K., Pradhan M., (۲۰۱۸), A ...
  • Pudi V., Sridharan K., (۲۰۱۲), Low complexity design of ripple ...
  • Roshany H. R., Rezai A., (۲۰۱۹), Novel efficient circuit design ...
  • Kumawat R., Sasamal T. N., (۲۰۱۶), Design of ۱-bit and ...
  • Mohammadi M., Mohammadi M., Gorgin S., (۲۰۱۶), An efficient design ...
  • نمایش کامل مراجع