A New Low Power-Delay-Product, Low-area, Parallel Prefix Adder With Reduction of Graph Energy
Publish place: 19th Iranian Conference on Electric Engineering
Publish Year: 1390
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,402
This Paper With 6 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
ICEE19_323
تاریخ نمایه سازی: 14 مرداد 1391
Abstract:
In this paper the graph energy and electrical power consumption of various parallel prefix adders (PPA) are measured and investigated. By comparison the graph energy of PPAs with their power consumption, a linear relation between them is considered. Moreover, the measurements represent direct relation between arcs number and graph energy in PPA structures. Using these results a new PPA (proposed І) is introduced that it is achieved from Sklansky adder with reduction of graph energy and limiting the recursive stages to maximum 8 steps. A new standard, product of arc numbers and logic depth, is applied to compare the performance of proposed adder І with other PPAs. In addition using even and odd cells in proposed adder І resulted in proposed adder ІІ. All the simulations are done with Hspice and CMOS technology 180nm. Simulation results represent that power-delay-product of our 32-bit proposed adder І and ІІ come with about 17% and 35% improvement compared with Sklansky adder, respectively.
Keywords:
Authors
M. Moghaddam
Dept. of Electrical Engineering Shahed University Tehran – IRAN
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :