Hossein Miar Naimi - Babol University of Technology
Habib Adrang - Babol University of Technology

Nowadays, the volume of the data transported in telecommunication systems is noticeably growing, which means that the bandwidth required for data transmission is also increasing. However, due to high transmission speed of the data, those circuits are needed which can properly act at high speed (frequency). Clock and data recovery (CDR) circuit using bang-bang phase detector (BBPD) are widely used in communication systems mainly because of their high-frequency capabilities. However, bang-bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). In this paper, first, architecture of BBCDR circuits is stated in addition to expressing basic concepts of clock and data recovery circuits. Since characteristics of frequency response of CDR are determined by jitter tolerance and jitter transfer characteristics, concepts of these characteristics are mentioned and the presented analyses are evaluated.

en