Designing Low Dropout Regulator with Low Settling Time, High Power Supply Rejection and Low Line and Load Regulation

Publish Year: 1392
نوع سند: مقاله ژورنالی
زبان: English
View: 72

This Paper With 8 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_MJEE-7-1_001

تاریخ نمایه سازی: 3 آبان 1402

Abstract:

Low dropout regulators are one of the most important factures of many portable devices. Thus, consider to the complexity of the circuits and increasing request for portable devices, for increasing battery life and minimizing supply noise, regulators with high efficiency, low output noise and small size is required. In these paper two methods to improve the efficiency of LDO regulators is proposed. First method is increasing gain of error amplifier by using cascode technique, to improve steady-state specification. Second method is using a simple subtractor circuit between error amplifier and pass transistor of LDO regulator to improve power supply rejection, slew-rate and steady-state specification. In addition, both methods are used to achieve area efficiency replacing MIM capacitors with MOS transistor. These low dropout regulators has been simulated in TSMC ۰.۱۸μm CMOS process. Simulation results show enhancement settling time, good line and load regulation and power supply compare with others LDO regulators.

Authors

Najmeh Khanian

Department of Electrical Engineering, organization Sadjad Institute of Higher Education, Mashhad, Iran

Abbas Golmakani

Department of Electrical Engineering, organization Sadjad Institute of Higher Education, Mashhad, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • S. Lim, and A. Q. Hung, “Low-Dropout (LDO) Regulator Output ...
  • D. Chen, L. He, and X. Yan, “A Low-Dropout Regulator ...
  • C. Simpson, LDO Regulator Stability Using Ceramic Output Capacitor, Application ...
  • V. Gupta, An Accurate Trimless, High-PSRR, Low-Voltage, CMOS Bandgap Reference ...
  • Dallas Semiconductor/Maxim, Appl. Note ۸۹۸, Selecting LDO linear regulators for ...
  • J. M. Ingino, and V.R. von Kaenel, “A ۴-GHz Clock ...
  • V. Gupta, and G. A. Rincon-Mora, “A Low Dropout, CMOS ...
  • H. Aminzadeh, R. Lotfi, and K. Mafinejad “Low-Power Design Techniques ...
  • H.Aminzadeh, R.Lotfi and K.Mafinezhad,”Area-Efficient Low-Dropout Regulators Using MOS Capacitors” IEEE ...
  • S. K. Hoon, S. Chen, F. Maloberti, J. Chen, and ...
  • Z. Qianneg, L. Hongjuan and M. Tan, “ A LDO ...
  • نمایش کامل مراجع