

عنوان مقاله:

Design of High-Speed Low-Power Dynamic Latched Comparator for Pipeline ADC Applications

محل انتشار:

دومین کنفرانس بین المللی مهندسی دانش بنیان و نوآوری (سال: 1394)

تعداد صفحات اصل مقاله: 6

نویسندگان:

Milad tarassod shoar - *electrical engineering department sahand university of tech tabriz.iran*

Esmaeel Najafi Aghdam - *Associated professor of Electrical engineering sahand university of tech tabriz iran*

mohammad menhaj - *electrical engineering department sahand university of tech tabriz.iran*

خلاصه مقاله:

Analogue comparator along with preamplifier requires higher amount of current rather than the latch circuitry. This paper presents the design and analysis of a latch based voltage comparator using charge sharing circuit topology for low-power and high-speed applications such as pipeline ADCs. The focus of this design is minimization of propagation delay and power consumption of the comparator, which will improve the comparator performance. Compared to state-of-the-art power efficient latched comparators, this comparator provides lower power dissipation due to careful layout design and optimization. Simulation results have been obtained using 90nm TSMC-CMOS technology, for a 200MHz clocked comparator, considering 1 V supply voltage and 1V input range. Schematic and post-layout simulations along with Monte-Carlo analysis to define input referred dynamic offset voltage are verified using Cadence- Virtuoso designing tools

کلمات کلیدی:

analog to digital comparator (ADC); charge sharing comparator; low-power; propagation delay

لینک ثابت مقاله در پایگاه سیویلیکا:

<https://civilica.com/doc/553197>

