Publisher of Iranian Journals and Conference Proceedings

Please waite ..
Publisher of Iranian Journals and Conference Proceedings
Login |Register |Help |عضویت کتابخانه ها
Paper
Title

Low-Power Level-Shifting Architecture for Sub-threshold Logic Circuits

Year: 1393
COI: JR_JESS-2-2_002
Language: EnglishView: 285
This Paper With 6 Page And PDF Format Ready To Download

Buy and Download

با استفاده از پرداخت اینترنتی بسیار سریع و ساده می توانید اصل این Paper را که دارای 6 صفحه است به صورت فایل PDF در اختیار داشته باشید.
آدرس ایمیل خود را در کادر زیر وارد نمایید:

Authors

Seyed Rasool Hosseini - Departmant of Electrical Engineering, Ferdowsi University of Mashhad, Iran.
Mehdi Saberi - Departmant of Electrical Engineering, Ferdowsi University of Mashhad, Iran.
Reza Lotfi - Departmant of Electrical Engineering, Ferdowsi University of Mashhad, Iran.

Abstract:

This paper presents a power-efficient voltage level shifter converting low levels of input voltages (sub-threshold) to high levels of the output voltages (above threshold). In order to reduce the existing contention in the output nodes between pull-up and pull-down devices, the proposed circuit uses a current generator to reduce the strength of the pull-up device when the pull-down device is pulling down the output node. This causes the circuit to be functional even for the sub-threshold input voltages. In order to avoid the static power dissipation, this current generator turns on only during the transition times in which the logic level of the input signal is not corresponding to the output logic level. Simulation results of the proposed circuit in a 0.18-µm technology confirm that for a low supply voltage of VDDL = 0.42 V at the input and a high supply voltage of VDDH = 1.8 V at the output, the level shifter has a propagation delay of 22 ns, an energy per transition of 340 fJ, and a static power dissipation of 0.42 nW for 1-M Hz input signal.

Keywords:

Paper COI Code

This Paper COI Code is JR_JESS-2-2_002. Also You can use the following address to link to this article. This link is permanent and is used as an article registration confirmation in the Civilica reference:

https://civilica.com/doc/644198/

How to Cite to This Paper:

If you want to refer to this Paper in your research work, you can simply use the following phrase in the resources section:
Hosseini, Seyed Rasool and Saberi, Mehdi and Lotfi, Reza,1393,Low-Power Level-Shifting Architecture for Sub-threshold Logic Circuits,https://civilica.com/doc/644198

Research Info Management

Certificate | Report | من نویسنده این مقاله هستم

اطلاعات استنادی این Paper را به نرم افزارهای مدیریت اطلاعات علمی و استنادی ارسال نمایید و در تحقیقات خود از آن استفاده نمایید.

Scientometrics

The specifications of the publisher center of this Paper are as follows:
Type of center: دانشگاه دولتی
Paper count: 33,886
In the scientometrics section of CIVILICA, you can see the scientific ranking of the Iranian academic and research centers based on the statistics of indexed articles.

New Papers

New Researchs

Share this page

More information about COI

COI stands for "CIVILICA Object Identifier". COI is the unique code assigned to articles of Iranian conferences and journals when indexing on the CIVILICA citation database.

The COI is the national code of documents indexed in CIVILICA and is a unique and permanent code. it can always be cited and tracked and assumed as registration confirmation ID.

Support