Aging in Current Mirrors

Transistor aging effects are a major concern for device scientists, trying to integrate reliable circuits in unreliable ultra-scaled CMOS processes. On the other hand, current mirror is an import part in circuit for biasing. This paper discuss the aging effect on different type of current mirrors. The simulation is done in HSPICE with 32nm PTM model

Keywords:

aging , current mirror , BTI , TDDB