Multi Parametric Optimized Architectural Synthesis of an Application Specific Processor

Publish Year: 1388
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,712

This Paper With 6 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

CSICC14_025

تاریخ نمایه سازی: 24 خرداد 1388

Abstract:

Recent advancements in the field of multimedia and wireless communications have led to a wide array of application and services requiring high data processing rate at minimal power consumption. This new generation of data hungry portable devices requires power efficient hardware solutions where the operational specifications are as important as objective functionality. Conventional processing solutions like MIPS fall short on real time computational intensive operations due to large software overhead. This class of applications demands dedicated hardware units like pplication Specific Processors (ASP) working as hardware accelerators for intensive data processing operations. In this paper we describe a novel Register Transfer Level (RTL) synthesis process of a power and throughput optimized ASP for a sample application. The ASP implemented on an FPGA, can serve as a hardware accelerator for system on chip (SOC) or as a standalone Application Specific Integrated Circuit (ASIC) at silicon level.

Authors

Summit Sehgal

Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada

Sedaghat

Ryerson University/Department of Electrical and Computer Engineering, Toronto, Canada

Anirban Sengupta

Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada

Zhipeng Zeng

Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada