

عنوان مقاله:

Fault tolerant full adder design based on GDI technique

محل انتشار:

چهارمین کنگره بین المللی فن اوری، ارتباطات و دانش (سال: 1396)

تعداد صفحات اصل مقاله: 6

نویسندگان:

Masoud Soltani Zanjani - *Department of Electrical Engineering, Mashhad Branch, Islamic Azad University, Mashhad, Iran*

Seyyed Javad Seyyed Mahdavi - *Department of Electrical Engineering, Mashhad Branch, Islamic Azad University Mashhad, Iran*

خلاصه مقاله:

In modern computational systems, transients errors becomes more important since processing units are mainly consist of small devices as we know a transitional error can be generate by electromagnetic noise, cosmetic rays and so play noise in this work, we proposed a fault tolerant full adder exploiting gate diffusion input GDI. The presented architecture is able to detect and revise permanent errors, in addition exploiting GDI techniques allows working in low power regime and reducing propagation delay while shrinking die area. Also simulation results verifies excellency of proposed work. In recent years, fault tolerant circuit are very important in many applications, especially when the automatic presider is desirable. Space application, defense surveillance, medical supervisory system, military application and other safety related services are included in critical applications. The Faults existence in many Applications raise the destruction potential of the overall system, on the other hand, the complexity of integrated circuits is increasing with the advancement of technology. While Technology advancement leads to shrinking integrated circuits size. This means the output design is more sensitive and tangible to the transient fault. These faults are mainly originate from electromagnetic noises cosmic rays, cross-talk and power supply noise. Needless to say that compact design due to fabrication advancements increases the potential of hardware failure.

کلمات کلیدی:

لینک ثابت مقاله در پایگاه سیویلیکا:

<https://civilica.com/doc/745068>

