A Seven-Valued Full Adder/Subtractor Architecture
Publish place: 3rd International Conference on Electrical Engineering
Publish Year: 1397
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,174
This Paper With 12 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
ICELE03_078
تاریخ نمایه سازی: 18 اسفند 1397
Abstract:
Current generation of computers is based on binary logic. There are two types of operations executed in this generationi.e., mathematical and logical operations. Logical instructions use binary logic operations while the mathematicaloperations yet again use the mathematical operations based on binary logic. This article introduces a new idea based onMulti-Valued Logic (MVL) to build a full adder. Here mathematical and logical operations are considered separately.The reported work only considers mathematical operation and more specifically the full adder. The proposed full-addercircuit is based on Operational Amplifier (Op-Amp) and uses MVL with seven electrical levels for its design. This workis implemented in voltage mode and it is a step towards a new generation of computers. Schematic, layout, design andtest results for the proposed full-adder are reported in the article.
Keywords:
Authors
Ali Mokhtari
School of Computer, Iran University of Science and Technology, Tehran Iran
Peyman Kabiri
School of Computer, Iran University of Science and Technology, Tehran Iran