Implementation Of Low Power Floating Point Adder On FPGA
Publish Year: 1390
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,829
This Paper With 6 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
CSCCIT01_018
تاریخ نمایه سازی: 8 بهمن 1390
Abstract:
An efficient design of floating-point adder onto an FPGA offers major area and performance overheads. With the recent advancement in FPGA architecture and area density, latency has been the main focus of attention in order to improve performance. Our research was oriented towards studying and implementing tandard, Leading One Predictor(LOP), and far and close data-path floating-point addition algorithms. Each algorithm has complex sub-operations which lead significantly to overall latency of the design. Each of the suboperationis researched for different implementations and then synthesized onto a STRATIX II FPGA device to be chosen for best performance. Our implementation of the standard algorithm occupied 420 slices and had an overall delay of 28 ns. The standard algorithm was pipelined into five stages to run at 120 MHz which took an area of 324 slices and power is 35mw.
Keywords:
Authors
ali farmani
Farmani,University of Tabriz, Department of Electrical and Computer Engineering
hossein balazadeh bahar
University of Tabriz, Department of Electrical and Computer
mahdi rabizadeh
Faculty Of Electerical Engineering, K.N.Toosi University of technology
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :