An Ultra Efficient and Reliable TG-PTL Based Full Adder Cell
Publish place: The 5th International Conference on The New Horizons in The Electrical Engineering, Computer and Mechanic
Publish Year: 1399
نوع سند: مقاله کنفرانسی
زبان: English
View: 509
This Paper With 7 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
MHCONF05_111
تاریخ نمایه سازی: 12 شهریور 1399
Abstract:
In this paper by using particular features of transmission gate (TG) and pass transistor logic (PTL) techniques a new full adder cell with 16 transistors proposed and investigated. Owing to used techniques, low number of transistors required which leads to low number of internal nodes and parasitic capacitances. As privileges of the proposed cell, ultra-low power consumption, high speed and performance and low energy dissipation based on small area occupation can be named. Extensive simulations such as power supply, frequency, load capacitance and temperature along with process variations applied. Accuracy and robustness of the proposed cell versus mentioned circumstances confirmed its ability for being used in next future generation of integrated circuits.
Keywords:
Authors
Ayoub Sadeghi
Department of Electrical and Electronics Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran
Nabiollah Shiri
Department of Electrical and Electronics Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran