A New Architecture for Efficient Implementation of Neuromorphic Networks based on Nanodevice
Publish place: 5th Symposium on Advances in Science and Technology
Publish Year: 1390
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,880
This Paper With 8 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
SASTECH05_223
تاریخ نمایه سازی: 22 مرداد 1391
Abstract:
This paper presents a new architecture for efficient implementation of neural network in hybrid CMOS/Nano hardware system. In this new architecture, latching switches are used in order to determine synaptic weights and each synaptic weight is implemented by just one latching switch. Using this new architecture, not only the CrossNet can be trained dynamically but also the number of CMOS transistors is decreased significantly. The results show that the proposed architecture leads to the higher speed, lower power consumption, and higher tolerance in the network compared to similar networks using other architectures. Therefore, the proposed structure has a huge potential to become an efficient implementation of neuromorphic networks based on nanodevice. In addition, the best results were achieved by implementing the proposed architecture in MLP networks
Keywords:
Authors
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :