A New Coplanar Full Adder/Subtractor in Quantum-Dot Cellular Automata Technology

Publish Year: 1397
نوع سند: مقاله ژورنالی
زبان: English
View: 98

This Paper With 11 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_TDMA-7-2_004

تاریخ نمایه سازی: 31 خرداد 1402

Abstract:

The conventional CMOS technology faces different challenges such as fabrication in nanoscale which motivates researchers to find new alternatives to it for future high-performance systems. The quantum-dot cellular automata (QCA) is one of efficient nano-electronics technologies which can provide simple and efficient implementation of digital circuits in nanoscale. Due to the importance of addition in digital processors and embedded systems, there many QCA designs of adders and subtractors during the previous years. However, recently the unified design of adder and subtractor circuits has been considered to achieve overall area and delay reduction for digital computational circuits. In this paper, we present new coplanar design of a unified adder/subtractor unit with the QCA technology. Besides, the proposed single-layer design approach has been used to design separate half adder, half subtractor, half adder and full adder circuits. The comparison of circuit’s parameters of the proposed designs than previous works show the significant improvement in term of area, delay and cell number.

Authors

Mohsen Vahabi

Department of Electrical Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.

Amir Sabbagh Molahosseini

Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • C.-H. Chang, A. S. Molahosseini, A. A. E. Zarandi, and ...
  • P. D. Tougaw and C. S. Lent, “Logical devices implemented ...
  • H. Cho and E.E. Swartzlander,” Adder designs and analyses for ...
  • J. Huang, M. Momenzadeh, et al. “Design and characterization of ...
  • S.-H. Shin, J.-C. Jeon, and K.-Y. Yoo, “Wire-crossing technique on ...
  • J.A. Fortes,“Future challenges in VLSI system design” , in VLSI, ...
  • S.E. Frost, A.F. Rodrigues, et al. Memory in motion:”A study ...
  • W. Wang, K. Walus, et al. “Quantum-dot cellular automata adders” ...
  • M. Kianpour and R. Sabbaghi-Nadooshan, “Optimized Design of Multiplexor by ...
  • M.R. Beigh, M. Mustafa, et al., “Performance evaluation of efficient ...
  • E.E. Swartzlander, H. Cho, et al. “Computer arithmetic implemented with ...
  • S. Modi and A.S. Tomar. “Logic gate implementations for quantum ...
  • P.Z. Ahmad, F. Ahmad, et al., “A new F-shaped XOR ...
  • D. Abedi, G. Jaberipur, et al., “Coplanar full adder in ...
  • Peer Zahoor Ahmad, Firdous Ahmad, Syed Muzaffar Ahmad, Dr. Rafiq ...
  • Shahidinejad A, Selamat A. “Design of First Adder/Subtractor using Quantum-Dot ...
  • J.I. Reshi and M.T. Banday. “Efficient Design of Nano Scale ...
  • Y. Z. Barughi and S. R. Heikalabad, "A three-layer full ...
  • A.M. Chabi, A. Roohi, et al.,” Towards ultra-efficient QCA reversible ...
  • D. Ajitha, K. V. Ramanaiah, P. Y. Kumar, and V. ...
  • M. Gladshtein, "Design and simulation of novel adder/subtractors on quantum-dot ...
  • نمایش کامل مراجع