Design of Binary-to-Quaternary Converters based on CNTFET Transistors

Publish Year: 1403
نوع سند: مقاله ژورنالی
زبان: English
View: 22

This Paper With 9 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_MJEE-18-1_007

تاریخ نمایه سازی: 9 اردیبهشت 1403

Abstract:

In order to connect two binary and quaternary systems, it is necessary to use binary-to-quaternary (B۲Q) and quaternary-to-binary (Q۲B) converters. These converters convert numbers from logic ۲ to ۴ and vice versa.  In this paper, we designed a new binary-to-quaternary converter circuit using CNT transistors. In this circuit, the Power Delay Product (PDP) has been reduced to۱۴.۵۹% and ۱۵.۳۹% compared to best previous works (Ref [۲۲] and Ref [۲۳]). Also, this circuit has better driving ability and temperature stability than best previous works. The simulation results using Stanford's ۳۲ nm CNTFET model in HSPICE software are at a voltage of ۰.۹ V.

Authors

maryam ghelichkhani

Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University

Seied Ali Hosseini

Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini(RAH) Shahre Rey Branch, Islamic Azad University

Seyyed Hossein Pishgar Komleh

Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University

Alireza Siadatan

Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University, Tehran, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • C. Balla, A. Antoniou, “Low power dissipation MOS ternary logic ...
  • Yoosefi Nejad, M. Mosleh “A Review on QCA Multiplexer Designs,” ...
  • Mishra, S.H. Akashe, “High performance, low power ۲۰۰ Gb/s ۴:۱ ...
  • Avouris, J. Appenzeller, R. Martel, S.J. Wind, “Carbon nanotube electronics,” ...
  • Lin, Y. Kim, F. Lombardi, “CNTFET-based design of ternary logic ...
  • V. RatanKumar, L. Koteswara Rao and M. Kiran Kumar, “Design ...
  • Shahangian, S.A. Hosseini, R. Faghih Mirzaee “A Universal Method for ...
  • Bolourforoush, M. Mohammadi Ghanatghestani, “A New Quaternary Full Adder Cell ...
  • Daraei, S.A. Hosseini, “Novel energy-efficient and high-noise margin quaternary circuits ...
  • Roosta, S.A. Hosseini, “A novel multiplexer-based quaternary full adder in ...
  • Shahrom, S.A. Hosseini, “A new low power multiplexer based ternary ...
  • Gadgil, CH. Vudadha, “Design of CNFET-based Low-Power Ternary Sequential Logic ...
  • Nemati, M. Haghi Kashani, R. Faghih Mirzaee, “Comprehensive survey of ...
  • Hajizadeh Bastani, M. H. Moaiyeri, K. Navi, “An Energy and ...
  • Rahbari, S.A Hosseini, “Novel ternary D-flip-flap-flop and counter based on ...
  • A. Hosseini, S. Etezadi, “A novel very low-complexity multi-valued logic ...
  • Appenzeller, “Carbon nanotubes for high-performance electronics - Progress and prospect,” ...
  • L. McEuen, M.S. Fuhrer, H. Park, “Single-walled carbon nanotube electronics,” ...
  • Deng, H. S.P Wong, “A compact SPICE model for carbon-nanotube ...
  • Rasmita, S. Sahoo, K. Krishna Chaitanya Sankisa, “Design of an ...
  • L.Hurst, “Multiple-valued logic, its status and its future,” IEEE Transactions ...
  • A. Ebrahimi, M. R. Reshadinezhad, A. Bohlooli, M. Shahsavari, “Efficient ...
  • Ghelichkhani, S. A.Hosseini, S. H. Pishgar Komleh, “Multi-digit Binary-to-Quaternary and ...
  • Liang, L.Chen,J.Han, F.Lombardi, “Design and evaluation of multiple valued logic ...
  • CNFET Model. http://nano.stanford.edu/modelsKajal, Vijay Kumar Sharma, “An efficient low power ...
  • H. Moaiyeri, A. Doostaregan, K. Navi, “Design of energy-efficient and ...
  • Sharma, L. Kumre, “Design of low power multi-ternary digit multiplier ...
  • F. Mirzaee, M.H. Moaiyeri, K. Navi, “dramatically low-transistor-count high-speed ternary ...
  • نمایش کامل مراجع