LPPM: Low Power Partitioned Multiplier
Publish place: 13th Iranian Conference on Electric Engineering
Publish Year: 1384
نوع سند: مقاله کنفرانسی
زبان: English
View: 1,800
This Paper With 5 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
ICEE13_019
تاریخ نمایه سازی: 27 آبان 1386
Abstract:
In this paper, a new architecture for low-power multipliers is proposed. The reduction of the power consumption is achieved through reducing the circuit activity at the architecture level. In the proposed technique, depending on the Hamming distance of the current and previous input operands, either original or two's complement form of the operands are used. The multiplier circuit is divided into partitions of smaller multipliers and the approach is applied to lower partitions (bits) of the operand. To assess the efficiency, the technique is applied to JPEG decoder multiplier for some standard pictures. The results show more than 18% switching activity reduction compared to conventional array multiplier.
Keywords:
Low power multiplier , Architecture level power reduction , Switching activity reduction , JPEG decoder.
Authors
Nickray
Dept. Electronics and Computer Engineering, University of Tehran
Dehyadgari
Dept. Electronics and Computer Engineering, University of Tehran
Sobhani
Dept. Electronics and Computer Engineering, University of Tehran
Afzali-Kusha
Dept. Electronics and Computer Engineering, University of Tehran
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :