Stability Improvement and Consumption Power of CNTFET-based Ternary Memory Cell

Publish Year: 1395
نوع سند: مقاله کنفرانسی
زبان: English
View: 716

This Paper With 11 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

ICRSIE01_044

تاریخ نمایه سازی: 25 آذر 1395

Abstract:

This study attempted to present a new method to implement a ternary memory cell based on carbon nanotube field effect transistor (CNTFET). Instead of using a read buffer and transmission gate, a three-state buffer is used and this decreases the cell standby power. To implement standard ternary inverter (STI) instead of using transistor with static diode connection, dynamic diode connection is applied. Based on closeness of voltage transfer characteristic of STI gate in dynamic diode to ideal point compared to static diode, cell stability is increased. Then, the proposed sample is compared with a ternary memory cell. The simulation results by HSPICE circuit simulator show that cell stability is increased by 23.03% due to using dynamic diode connection transistor and 14.36% of consumption power of storing ―0‖ and 32.15% of consumption power of storing ―2‖ are reduced due to using three-state buffer.

Authors

Reza Azhari

Department of Electrical, Biomedical and Mechatronics Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran.

Faramarz Aghaei-liavali

Department of Electrical, Biomedical and Mechatronics Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • J. Rabaey, A. Chandrakasan, and B. Nikolic, "Digital Integrated Circuits, ...
  • K. Roy, S. Mukhop adhyay, and H. M e imand ...
  • J. Deng, -Dece modeling and circuit performance evaluation for nanoscale ...
  • Sheng Lin, Yong-Bin Kim and Fabrizio Lombardi, -Dgign of a ...
  • Cho, Guenho, and Fabrizio Lombardi. "A novel and improved design ...
  • J. Lukasiewicz, -oogice troj wartosciowej _ (in Polish), Ruch filozoficzny ...
  • S. C. Kleene, "Introduction to M etamathematio s _ _ ...
  • A. Raychowdhury and K. Roy, -C aron-nanotub e-based voltage-mode multip ...
  • S. Lin, Y. Kim and F. Lombardi, -CTFET -Based Design ...
  • Liang, Jinghang, Linbin Chen, Jie Han, and Fabrizio Lombardi. "Design ...
  • H. Nan, K. Choi, -Nvel ternary logic design based on ...
  • J. W. Mintmire and C. T. White, "Universal Density of ...
  • M.S. Dressehaus, G. Dresselhaus, and P.C. Eklund, "Science of Fullerenes ...
  • R. Saito, G. Dresselhaus, and M. S. Dresselhaus, -Phsical Properties ...
  • J. Deng and H.-S. P.Wong, -Acompact SPICE model for carbon ...
  • J. Deng and H.-S. P.Wong, -Acompact SPICE model for carbon ...
  • Albert Lin, Gordon Wan, Jie Deng, Prof. H-S Philip Wong, ...
  • HSPICEG, Version G-2012.06-SP 1, _ Synopsys Corp., CA. ...
  • Internationa Conference _ researches i Science and Engineering 28 July ...
  • Neil Weste, David Harris, -MOS VLSI Design: A Circuits and ...
  • B. H. Calhoun, A. Chandrakasan, -A256-kb 65nm sub-threshold SRAM design ...
  • E. Seevinck, F. J. List and J. Lohstroh, "Static-Noise Margin ...
  • J. Lohstroh, E. Seevinck and J. de Groot, "Worst-Case Static ...
  • نمایش کامل مراجع