A 10-MHz Low-Distortion Low Power CMOS Line Driver Suitable for High Speed Data Transmission Applications
Publish place: 12th Iranian Conference on Electric Engineering
Publish Year: 1383
نوع سند: مقاله کنفرانسی
زبان: English
View: 2,410
This Paper With 6 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
ICEE12_126
تاریخ نمایه سازی: 13 مهر 1387
Abstract:
This article describes a large bandwidth and low distortion line driver in a .35μ m CMOS process. The line driver drives a 75 Ω resistance load. Its power consumption is 140 mW from 3.3 Volts supply. It has relatively high –3dB bandwidth (260 MHz) with good phase margin of about 70 degrees. It shows very low THD (-74.5 dB) when drives the load with a 3.3 V peak to peak sine wave at 10 MHz frequency. This architecture reduces the distortion by locating the input differential pair in the feedback loop and eliminating the distortion of the feedback transistors, specially at high frequencies. Thus, it improves the linearity of the output voltage in comparison with previous designs.
Keywords:
Authors
M. Savadi Oskooei
Urmia University
Kh Hadidi
Urmia University
A Khoei
Urmia University
M Savadi.O
Tabriz University