Analysis and Design of the High Efficiency Binary Comparator
Publish place: Seventh Major Electrical Engineering Conference
Publish Year: 1397
Type: Conference paper
Language: English
View: 574
This Paper With 6 Page And PDF Format Ready To Download
- Certificate
- I'm the author of the paper
Export:
Document National Code:
NCEEM07_018
Index date: 14 December 2018
Analysis and Design of the High Efficiency Binary Comparator abstract
The binary comparator is the one of the most important of the arithmetic unit in the digital processing systems. This paper presents time delay analysis and design of the high efficiency binary comparator. And also based on this analysis, different structure of 8-bit comparators are designed and proposed. The structures are 4-4, 5-3 and 3-3-2 using for implementation of 8-bit comparator. Simulation result verifies that 3-3 -2 architecture for implementing of 8-bit comparator increases performance of comparator by 22%. The proposed comparators are simulated with 180 nanometer CMOS technology in the Cadence and power supply of comparators is 1.8 Volt.
Analysis and Design of the High Efficiency Binary Comparator Keywords:
Analysis and Design of the High Efficiency Binary Comparator authors
Mosayeb Amali
Faculty of Engineering, Department of Electrical Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran.
Mousa Yousefi
Faculty of Engineering, Department of Electrical Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran.
Khalil Monfaredi
Faculty of Engineering, Department of Electrical Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran.