Sub-Nanometer Technology of Dual Module 32/33 Prescaler
Publish place: 3rd International Conference on Electrical Engineering
Publish Year: 1397
نوع سند: مقاله کنفرانسی
زبان: English
View: 392
This Paper With 5 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
ICELE03_495
تاریخ نمایه سازی: 18 اسفند 1397
Abstract:
Frequency synthesizer is one of the important elements for wireless communication application. The speed of VCO andprescaler determines how fast the frequency synthesizer is. A dual modulus prescaler contains logic gates and flip-flops. Tofulfill the need of high frequency and low voltage circuit suitable flip-flops must be selected. The prescaler is a circuit employedin high frequency synthesizer designs. In the proposed circuit the technique called the True Single Phase Clock (TSPC)technique, was applied.Divideby-2/3 prescaler is implemented by TSPC flip-flops. Divide by 32/33 prescaler is implementedby choosing various combinations of 2/3 prescaler and flip-flops. The DMP circuit implemented in 45nm CMOS process andsimulation was carried out in Tanner EDA tool. The simulation results are provided. It consumes 86.42μW with 1V powersupply voltage at 2.4GHz.
Keywords:
Frequency synthesizer , True Single Phase Clocked (TSPC) , Voltage control oscillator (VCO) , Tanner Tool
Authors
Mohsen Manna
Department of Mechanical Engineering, University of Hormozgan, Qeshm, Iran
Sara Kashisaz
Department of Electronic Engineering, Islamic Azad University Qeshm Branch, Iran