Performance Enhancement of a 10-Bit 50-MS/s Open Loop Pipelined ADC Using a Novel Digital Calibration
Publish place: 20th Iranian Conference on Electric Engineering
Publish Year: 1391
Type: Conference paper
Language: English
View: 1,087
This Paper With 5 Page And PDF Format Ready To Download
- Certificate
- I'm the author of the paper
Export:
Document National Code:
ICEE20_164
Index date: 4 August 2012
Performance Enhancement of a 10-Bit 50-MS/s Open Loop Pipelined ADC Using a Novel Digital Calibration abstract
In this paper, a 10-bit 50-Msample/s pipelined ADC by using dynamic charge injection technique is presented. By the proposed scheme, the input voltage range is increased and powerconsumption is reduced. For the calibration of the output codes, a new method is presented which uses polynomial inverse function.By the use of the inverse function and simultaneously adjustment of both the weights of stages and coefficients of polynomials,linearity is achieved. The proposed ADC is designed and simulated in a 90-nm CMOS technology. Simulation results show that the ADC achieves a peak signal-to-noise-and-distortion ratio(SNDR) of 59 dB, a peak spurious-free dynamic range (SFDR) of 72.5 dB. The ADC’s power consumption (without calibrationcircuitry) is 1 mW (without calibration circuitry
Performance Enhancement of a 10-Bit 50-MS/s Open Loop Pipelined ADC Using a Novel Digital Calibration Keywords:
Performance Enhancement of a 10-Bit 50-MS/s Open Loop Pipelined ADC Using a Novel Digital Calibration authors
HamidReza Mafi
University of Qazvin
Hossein Shamsi
K. N. Toosi University
Reza Mohammadi
K. N. Toosi University