A Reliable LDMOS Transistor Based on GaN and Si۳N۴ Windows in Buried Oxide

Publish Year: 1401
نوع سند: مقاله ژورنالی
زبان: English
View: 34

This Paper With 7 Page And PDF Format Ready To Download

  • Certificate
  • من نویسنده این مقاله هستم

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این Paper:

شناسه ملی سند علمی:

JR_CSE-2-2_014

تاریخ نمایه سازی: 5 اسفند 1402

Abstract:

High breakdown voltage and reduced specific on-resistance are obtain in the new LDMOS structure with wide band gap material in the buried oxide. GaN with higher mobility and wider band gap energy than silicon is an important material that causes better performance in power devices. Moreover, self-heating effects of the proposed LDMOS structure is controlled using two other Si۳N۴ windows at the top and bottom of the GaN window. Our simulation with two-dimensional ATLAS simulator shows that the proposed three windows in buried oxide of the LDMOS transistor (TW-LDMOS) has better reliability than conventional LDMOS (C-LDMOS) structure due to the flexible behavior of the TW-LDMOS in higher drain voltages and reduced electron temperature.

Authors

Mahsa Mehrad

School of Engineering, Damghan University, Damghan, Iran

Meysam Zareiee

School of Engineering, Damghan University, Damghan, Iran

مراجع و منابع این Paper:

لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :
  • X. Luo, B. Zhang, and Z. Li, “New high-voltage (> ...
  • A. A. Orouji and M. Mehrad, “Breakdown voltage improvement of ...
  • M. Mehrad, “Inserting Different Charge Regions in Power MOSFET for ...
  • Y. Wang, B. Duan, L. Sun, X. Yang, Y. Huang, ...
  • Z. Ramezani, A. A. Orouji, “A silicon-on-insulator metal-semiconductor field-effect transistor ...
  • Z. Dong, B. Duan, C. Fu, H. Guo, Z. Cao, ...
  • M. K. Anvarifard, “An impressive structure containing triple trenches for ...
  • M. Mehrad, M. Zareiee, “Improved device performance in nano scale ...
  • M. Zareiee, “A novel high-performance nano-scale MOSFET by inserting Si۳N۴ ...
  • M. Schwarz, A. Kloes, “Analysis and performance study of III-V ...
  • M. Zareiee, “A new architecture of the dual gate transistor ...
  • J. E. Pakaree, M. Srivastava, “Realization with fabrication of double-gate ...
  • Z. Aghaeipour, A. Naderi, “Embedding two p+ pockets in the ...
  • N. Sharan, S. Mahapatra, “Nonquasi-static charge model for common double-gate ...
  • Device Simulator ATLAS, Silvaco, International, ۲۰۱۸ ...
  • Atlas User’s Manual, Santa Clara, CA: Silvaco International, ۲۰۱۶ ...
  • نمایش کامل مراجع