سیویلیکا را در شبکه های اجتماعی دنبال نمایید.

Robust QCA Full Adders Using a Novel Fault Tolerant Five-Input Majority Gate

Publish Year: 1403
Type: Journal paper
Language: English
View: 145

This Paper With 10 Page And PDF Format Ready To Download

Export:

Link to this Paper:

Document National Code:

JR_IECO-7-2_002

Index date: 1 June 2024

Robust QCA Full Adders Using a Novel Fault Tolerant Five-Input Majority Gate abstract

A novel technique for creating logic gates and digital circuitry at the nanoscale is quantum cellular automata (QCA). The sensitivity of the circuit is enhanced and quantum circuits are more susceptible to unfavorable external conditions when component size are reduced. In this article, we offer a five-input majority gate with fault-tolerant feature in QCA technology, taking into account the significance of constructing circuits that can withstand flaws. We also assess all potential defects in the process of arranging cells in specific locations on the surface. These errors consist of extra cells, rotation, deletion, and displacement. The gate under study is subjected to the aforementioned four failure categories in the first stage. The QCADesigner simulator engine is then used to assess the accuracy of the circuit performance in the second step. 41 quantum cells have been used to make the gate of this five-input majority gate with fault-tolerant feature in QCA technology. Several techniques are explored to discover such a majority gate, such as adding cells (i.e., introducing redundancy into the circuit) and particular cell layout techniques. The goal is to come up with a design that can ideally withstand possible faults with the least amount of overhead on the circuit for fault-tolerant through a certain cell layout. The findings demonstrate the implemented majority gate's notable advantage over comparable scenarios.

Robust QCA Full Adders Using a Novel Fault Tolerant Five-Input Majority Gate Keywords:

Robust QCA Full Adders Using a Novel Fault Tolerant Five-Input Majority Gate authors

Farzaneh Jahanshahi Javaran

Department of Computer Engineering- Science and Research Branch, Islamic Azad University, Tehran, Iran

Somayyeh Jafarali Jassbi

Department of Computer Engineering- Science and Research Branch, Islamic Azad University, Tehran, Iran

Hossein Khademolhosseini

Department of Computer Engineering, Beyza Branch, Islamic Azad University, Beyza, Iran

Razieh Farazkish

Department of Computer Engineering- South Tehran Branch, Islamic Azad University, Tehran, Iran