Dual Phase Detector Based on Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops is proposed. Static phase offset and reset path delay are the most important problems in phase-frequency detectors (PFD). The proposed structure decreasesthe jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is usedbefore locking of DLL to decrease the amount of phase difference between input and output of the DLL. Near locking, an XOR gate is used to act as a PFD which makes the DLL locks with less jitter. Also, the reset path time and glitch are decreased by using the XOR gate. The proposed architecture has beendesigned in TSMC 0.18um CMOS Technology. The simulation results support the theoretical design aspects.

Keywords:

DLL , Delay Locked Loop , Jitter , Phase Noise , Synthesizer