لطفا کمی صبر نمایید ...
ورود
Advanced Search
Thesis
مقالات فارسی
ISI
کنفرانسها
ژورنالها
Papers
ISI
EVENTS
Journals
PPROCEEDINGS
Meetings
Login / Register
Papers
ISI
EVENTS
Journals
PPROCEEDINGS
Meetings
Thesis
Dark Mode
استعلام پایان نامه
جستجوی مقالات داخلی
Catehory
Conference Papers
Journal Papers
Books
Plans
Research documents
Rports
Result Type:
Full Text
Has Word File
Search regardless of the position of the words
Limit article publication year to:
All years
Specific years:
Search
Show
All Information
Only Paper Title
Item Per Page
10
20
Sort By
Paper title
Year
Indexing
ABS
DESC
فیلتر نتایج
Journal Paper
Analysis and Design of a High Performance Radix-۴ Booth Scheme in CMOS Technology
Authors:
Ali Rahnamaei
Year 1400
Publish place:
Telecommunication devices Issue 2، Vol 10
Pages:
7
| Language: English
View And Download
Journal Paper
Analysis and Design of High Speed ۴-۲ Compressor in CMOS Technology for High Speed Multipliers
Authors:
Ali Rahnamaei
،
Gholamreza Zare Fatin
،
Abdollah Eskandarian
Year 1397
Publish place:
majlesi Journal of Electrical Engineering Issue 4، Vol 12
Pages:
8
| Language: English
View And Download
Journal Paper
Performance Analysis of High Speed Radix-۴ Booth Encoders in CMOS Technology
Authors:
Nader Sharifi Gharabaghlo
،
Tohid Moradi Khaneshan
Year 1398
Publish place:
majlesi Journal of Electrical Engineering Issue 3، Vol 13
Pages:
9
| Language: English
View And Download
Journal Paper
High Performance Low Latency ۱۶×۱۶ bit Booth Multiplier using Novel ۴-۲ Compressor Structure
Authors:
Ali Rahnamaei
،
Azadeh Kiani Sarkaleh
Year 1399
Publish place:
majlesi Journal of Electrical Engineering Issue 2، Vol 14
Pages:
9
| Language: English
View And Download
Journal Paper
High speed Radix-۴ Booth scheme in CNTFET technology for high performance parallel multipliers
Authors:
Ali Rahnamaei
،
Gholamreza Zare Fatin
،
Abdollah Eskandarian
Year 1398
Publish place:
International Journal of Nano Dimension Issue 3، Vol 10
Pages:
10
| Language: English
View And Download
Journal Paper
طراحی و شبیه سازی یک واحد حساب و منطق 64×64 بیتی با سرعت کلاک 2 گیگا هرتز در تکنولوژی 130 نانومتر
Authors:
مریم سیستانی زاده
،
رضا حسینی
Year 1399
Publish place:
Journal of Iranian Association of Electrical and Electronics Engineers Issue 1، Vol 18
Pages:
11
| Language: Persian
View And Download
Conference Paper
A 1.6GHz 16×16-bit Low-Latency Pipelined Booth Multiplier
Authors:
Habib Ghasemizadeh
،
Edris Azadi
،
Khayrollah Hadidi
،
Abdollah Khoei
Year 1390
Publish place:
19th Iranian Conference on Electric Engineering
Pages:
6
| Language: English
View And Download
Conference Paper
A Novel 54x54-bit Scalable Multiplier Architecture
Authors:
Keivan Navi
،
Omid Kavehie
Year 1384
Publish place:
13th Iranian Conference on Electric Engineering
Pages:
5
| Language: English
View And Download