سیویلیکا را در شبکه های اجتماعی دنبال نمایید.

High Speed, Low Power Fractal Image Coder Based on Binary Matching

Publish Year: 1386
Type: Conference paper
Language: English
View: 1,962

This Paper With 6 Page And PDF Format Ready To Download

Export:

Link to this Paper:

Document National Code:

ICEE15_272

Index date: 6 February 2007

High Speed, Low Power Fractal Image Coder Based on Binary Matching abstract

In this paper a new method for fast and low power fiactal coding is presented. The method introduced is based on the classification of domain and range blocks according to their subsampled binary representation. The technique although greatly reduces power consumption and increases processing speed bzrt has little efJect on the degradation of the output result compared to the available fractal techniques. In order to show the functionality of the proposed algorithm, the architecture was implemented on a FPGA chip. It was ' further shown that the power consumption is reduced by the proposed architecture. The resulted compression ratios, PSNR error, gate count, compression speed and power consumption are compared against the existing designs. Applications of the proposed design in certain fields such as mass volume database coding are also discussed

High Speed, Low Power Fractal Image Coder Based on Binary Matching Keywords:

High Speed, Low Power Fractal Image Coder Based on Binary Matching authors

Samavi

Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran

Habibi

Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran

Roshanbin

Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran