Design of High-Speed Low-Power Dynamic Latched Comparator for Pipeline ADC Applications
Publish Year: 1394
نوع سند: مقاله کنفرانسی
زبان: English
View: 753
This Paper With 6 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
KBEI02_147
تاریخ نمایه سازی: 5 بهمن 1395
Abstract:
Analogue comparator along with preamplifier requires higher amount of current rather than the latch circuitry. This paper presents the design and analysis of a latch basedvoltage comparator using charge sharing circuit topology for low-power and high-speed applications such as pipeline ADCs.The focus of this design is minimization of propagation delay and power consumption of the comparator, which will improve the comparator performance. Compared to state-of-the-art powerefficientlatched comparators, this comparator provides lower power dissipation due to careful layout design and optimization.Simulation results have been obtained using 90nm TSMC-CMOS technology, for a 200MHz clocked comparator, considering 1 Vsupply voltage and 1V input range. Schematic and post-layout simulations along with Monte-Carlo analysis to define inputreferreddynamic offset voltage are verified using Cadence- Virtuoso designing tools
Keywords:
Authors
Milad tarassod shoar
electrical engineering department sahand university of tech tabriz.iran
Esmaeel Najafi Aghdam
Associated professor of Electrical engeering sahand unviversity of tech tabriz iran
mohammad menhaj
electrical engineering department sahand university of tech tabriz.iran
مراجع و منابع این Paper:
لیست زیر مراجع و منابع استفاده شده در این Paper را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود Paper لینک شده اند :