An Improvement of Reversible Fault Tolerant Adder/Subtractor Circuits
Publish place: اولین کنگره ملی برق و انرژی
Publish Year: 1395
نوع سند: مقاله کنفرانسی
زبان: English
View: 363
This Paper With 5 Page And PDF Format Ready To Download
- Certificate
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
PECONFKHA01_001
تاریخ نمایه سازی: 13 شهریور 1396
Abstract:
This paper present a Novel reversible Fault Tolerant gate and employed to implement one bit reversible Fault Tolerant full Add/Sub. The presented 1-bit full Add/Sub is implemented using VHDL and compared to previously presented designs in the literature. The results show that the presented design is more efficient in terms of number of DC inputs/outputs, delay and quantum cost. Two reversible Fault Tolerant four-bit parallel Add/Sub and carry skip Add/Sub are also designed applying the presented scheme and compared to the former designs.
Keywords:
Authors
Alireza Pooyan
Department of Computer Engineering, Islamic Azad University, Arak, Iran;
Abdolreza Pirhosseinlo
Department of Computer Engineering, Islamic Azad University, Arak, Iran;